

VLSI Tech. Inc.
 32922308 rev.**
 Sheet 3of4

BONDING PATTERN

MODIFICATION				NAME	TOLERANCE	DRAWN	CHECKED	APPROVED	DATE
				223 PIN GRID ARRAY PACKAGE	UNLESS OTHERWISE SPECIFIED	H.B	H.S/K.M	T.A	DEC.20.'94
				SCALE 15/1	MATERIAL				
	△ CHANGED:TARGET LOCATION	FEB.2.'95	H.B	H.S/K.M	T.A	THIRD ANGLE PROJECTION			DRAWING NO.
	CHANGED	DATE	DRAWN	CHECKED	APPROVED	KYOCERA CORPORATION KYOTO JAPAN			SHEET




WIRE BOND PAD / CONNECTOR PIN INTERCONNECTION PLAN

W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.	W/B NO.	PIN NO.
1	D4	27	A11	53	C18	79	L16	105	U15	131	V7	157	N4	183	G3		
2	C3	28	C10	54	E15	80	L17	106	V15	132	T7	158	P2	184	F2		
3	B3	29	B11	55	D16	81	L15	107	R13	133	U7	159	N3	185	G4		
4	A3	30	D10	56	D17	82	M18	108	T13	134	R7	160	P1	186	E1		
5	D5	31	A12	57	D18	83	M16	109	T14	135	V6	161	M4	187	F3		
6	C4	32	C11	58	F15	84	M17	110	R12	136	T6	162	N2	188	E2		
7	B4	33	B12	59	F16	85	M15	111	U14	137	U6	163	M3	189	E3		
8	A4	34	D11	60	E16	86	N18	112	T12	138	R6	164	N1	190	F4		
9	C5	35	A13	61	G15	87	N16	113	V14	139	V5	165	L4	191	D1		
10	D6	36	C12	62	E17	88	N17	114	R11	140	U5	166	M2	192	D2		
11	B5	37	B13	63	G16	89	N15	115	U13	141	T5	167	L3	193	D3		
12	C6	38	D12	64	E18	90	P18	116	T11	142	V4	168	M1	194	E4		
13	A5	39	A14	65	H15	91	P17	117	V13	143	U4	169	K4	195	C1		
14	D7	40	C13	66	F17	92	P16	118	R10	144	T4	170	L2	196	C2		
15	B6	41	B14	67	H16	93	R18	119	U12	145	R5	171	K3				
16	C7	42	C14	68	F18	94	R17	120	T10	146	V3	172	L1				
17	A6	43	D13	69	J15	95	P15	121	V12	147	U3	173	K2				
18	D8	44	A15	70	G17	96	R16	122	U11	148	R4	174	J2				
19	B7	45	B15	71	J16	97	T18	123	V11	149	T3	175	J3				
20	C8	46	D14	72	G18	98	T17	124	T9	150	T2	176	H2				
21	A7	47	C15	73	H17	99	R15	125	U10	151	T1	177	J4				
22	D9	48	A16	74	H18	100	T16	126	R9	152	P4	178	G1				
23	B8	49	B16	75	K16	101	U16	127	U9	153	R3	179	H3				
24	C9	50	D15	76	J17	102	V16	128	T8	154	R2	180	G2				
25	B9	51	C16	77	K15	103	R14	129	U8	155	R1	181	H4				
26	B10	52	C17	78	K17	104	T15	130	R8	156	P3	182	F1				

S/R	NC
D/A	NC

VSS : A8,A10,A18,B2,B17,H1,K1,K18,
 U2,U18,V1,V8,V10,V17,
 VDD : A2,A9,A17,B1,B18,J1,J18,L18,U1,
 U17,V2,V9,V18.

VLSI Tech. Inc.
 32922308 rev.**
 Sheet 4of4

MODIFICATION						NAME	223 PIN GRID ARRAY PACKAGE	TOLERANCE	DRAWN	CHECKED	APPROVED	DATE
						SCALE	X	UNLESS OTHERWISE SPECIFIED	H. B	H. S/K. M	T. A	DEC. 20. '94
						MATERIAL		THIRD ANGLE PROJECTION				
						CHANGED						
					DATE	DRAWN	CHECKED	APPROVED	 KYOCERA CORPORATION KYOTO JAPAN			SHEET